

Subject Description Form

| | |
|---|--|
| Subject Code | EIE511 |
| Subject Title | VLSI System Design |
| Credit Value | 3 |
| Level | 5 |
| Pre-requisite/ Co-requisite/ Exclusion | Logic Design |
| Objectives | To provide an understanding of various aspects of VLSI system design. In particular, to look at how different design methodologies and styles are utilized to achieve high-performance, cost-effective integrated circuits. |
| Intended Learning Outcomes | <p>Upon completion of the subject, students will be able to:</p> <ol style="list-style-type: none"> a. master the fundamental principles behind the design methodologies of digital systems in VLSI; b. know what the current state-of-the-art digital design technologies can offer; c. apply top-down, systematic design approach for high performance digital CMOS VLSI integrated circuit with HDL and electronic design automation software; d. design the digital VLSI systems to meet performance and time-to-market goals; e. derive feasible and efficient testing and design-for-testability structures to achieve high quality and short design turnaround. |
| Subject Synopsis/ Indicative Syllabus | <p>Part I: Fundamental Concepts</p> <ol style="list-style-type: none"> 1. <u>Overview</u> <ol style="list-style-type: none"> 1.1 Overview of different design methodologies. 1.2 Design styles (Gate Arrays, Standard Cells, Custom); future technology trends. 2. <u>Semiconductor Technologies</u> <ol style="list-style-type: none"> 2.1 Technology comparison - CMOS, BIPOLAR, NMOS, and Bipolar-CMOS. 2.2 Static and dynamic CMOS circuit design. 2.3 Basic elements of logic design. <p>Part 2: Design Methodology, Performance Evaluation and Testing</p> <ol style="list-style-type: none"> 3. <u>Digital System Design</u> <ol style="list-style-type: none"> 3.1 HDL design for arithmetic components: adders and related functions, binary counters, and multipliers. 3.2 HDL design for simple systems of computer arithmetic. 3.3 HDL design for real digital systems. 4. <u>Major Design Issues</u> <ol style="list-style-type: none"> 4.1 Logic levels, delay calculations, layout and parasitics. 4.2 Clocking methodologies, clock distribution and driving large load. 4.3 Layout consideration - importance of good floor-planning and its effect on overall chip performance. 4.4 Wiring strategies, device scaling, and power estimates; and low power design techniques. 4.5 Testability: Fault models and fault simulation. 5. <u>Electronic Design Automation</u> <ol style="list-style-type: none"> 5.1 Logic Synthesis and floor-planning. 5.2 Placement and routing. |

| Teaching/Learning Methodology | <p>The theories and applications of various digital system design techniques will be discussed and explain in lectures. Laboratory sessions will be provided to strengthen students' understanding on the theories and hands-on design experiences on the applications. Students will also be requested to practise the implementation of a digital system in the project. Class discussion can help the students to have better understand of VLSI application among the discussions. Project can allow the students to design, implement and test a VLSI system.</p> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---|--|------------------------------------|---|---|---|-----------------------------------|-------------|--|--|--|--|--|---|---|---|---|---|-------------------------|-----|---|--|---|---|--|----------------|-----|---|---|--|--|--|------------|-----|---|--|---|---|--|----------|-----|---|---|--|---|---|-------|------|--|--|--|--|--|
| | Teaching/Learning Methodology | | Intended Subject Learning Outcomes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | a | b | c | d | e | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Lectures | ✓ | ✓ | ✓ | ✓ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Project | | | ✓ | ✓ | ✓ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Class discussion | | ✓ | ✓ | ✓ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Laboratory sessions | | | ✓ | ✓ | ✓ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Assessment Methods in Alignment with Intended Learning Outcomes | <table border="1"> <thead> <tr> <th data-bbox="430 632 771 787" rowspan="2">Specific assessment methods/tasks</th> <th data-bbox="771 632 917 787" rowspan="2">% weighting</th> <th colspan="5" data-bbox="917 632 1520 735">Intended subject learning outcomes to be assessed (Please tick as appropriate)</th> </tr> <tr> <th data-bbox="917 735 1015 787">a</th> <th data-bbox="1015 735 1112 787">b</th> <th data-bbox="1112 735 1209 787">c</th> <th data-bbox="1209 735 1307 787">d</th> <th data-bbox="1307 735 1520 787">e</th> </tr> </thead> <tbody> <tr> <td data-bbox="430 787 771 829">1. Laboratory exercises</td> <td data-bbox="771 787 917 829">10%</td> <td data-bbox="917 787 1015 829">✓</td> <td data-bbox="1015 787 1112 829"></td> <td data-bbox="1112 787 1209 829">✓</td> <td data-bbox="1209 787 1307 829">✓</td> <td data-bbox="1307 787 1520 829"></td> </tr> <tr> <td data-bbox="430 829 771 871">2. Assignments</td> <td data-bbox="771 829 917 871">20%</td> <td data-bbox="917 829 1015 871">✓</td> <td data-bbox="1015 829 1112 871">✓</td> <td data-bbox="1112 829 1209 871"></td> <td data-bbox="1209 829 1307 871"></td> <td data-bbox="1307 829 1520 871"></td> </tr> <tr> <td data-bbox="430 871 771 913">3. Project</td> <td data-bbox="771 871 917 913">30%</td> <td data-bbox="917 871 1015 913">✓</td> <td data-bbox="1015 871 1112 913"></td> <td data-bbox="1112 871 1209 913">✓</td> <td data-bbox="1209 871 1307 913">✓</td> <td data-bbox="1307 871 1520 913"></td> </tr> <tr> <td data-bbox="430 913 771 955">4. Tests</td> <td data-bbox="771 913 917 955">40%</td> <td data-bbox="917 913 1015 955">✓</td> <td data-bbox="1015 913 1112 955">✓</td> <td data-bbox="1112 913 1209 955"></td> <td data-bbox="1209 913 1307 955">✓</td> <td data-bbox="1307 913 1520 955">✓</td> </tr> <tr> <td data-bbox="430 955 771 1029">Total</td> <td data-bbox="771 955 917 1029">100%</td> <td data-bbox="917 955 1015 1029"></td> <td data-bbox="1015 955 1112 1029"></td> <td data-bbox="1112 955 1209 1029"></td> <td data-bbox="1209 955 1307 1029"></td> <td data-bbox="1307 955 1520 1029"></td> </tr> </tbody> </table> | | | | | | Specific assessment methods/tasks | % weighting | Intended subject learning outcomes to be assessed (Please tick as appropriate) | | | | | a | b | c | d | e | 1. Laboratory exercises | 10% | ✓ | | ✓ | ✓ | | 2. Assignments | 20% | ✓ | ✓ | | | | 3. Project | 30% | ✓ | | ✓ | ✓ | | 4. Tests | 40% | ✓ | ✓ | | ✓ | ✓ | Total | 100% | | | | | |
| Specific assessment methods/tasks | % weighting | Intended subject learning outcomes to be assessed (Please tick as appropriate) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | a | b | c | d | e | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1. Laboratory exercises | 10% | ✓ | | ✓ | ✓ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 2. Assignments | 20% | ✓ | ✓ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 3. Project | 30% | ✓ | | ✓ | ✓ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 4. Tests | 40% | ✓ | ✓ | | ✓ | ✓ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Total | 100% | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <p>Explanation of the appropriateness of the assessment methods in assessing the intended learning outcomes:</p> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <ol style="list-style-type: none"> Laboratory Exercises: For each lab session, students will need to understand the fundamental concepts [Outcome (a)] before they can complete the lab exercises. Because the lab sessions involve the digital design technologies [Outcome (c)], students' ability to apply these technologies should be reflected based on the performance [Outcome (d)] of their design. Assignments: Students will need to do the assignments in order to understand the fundamental concepts [Outcome (a)] and the current design methodologies [Outcome (b)] of digital VLSI system. Projects: In the project, students will need to understand the fundamental concepts [Outcome (a)] before they can complete the project. Because the project involves the digital design technologies [Outcome (c)], students' ability to apply these technologies should be reflected based on the performance [Outcome (d)] of their design. Tests: Students will need to answer questions about the fundamental concepts [Outcome (a)] of various design technologies and their applications [Outcome (b)]. Limitations, performance [Outcome (d)] and testing procedure [Outcome (e)] of current digital system design technologies will also be asked in the test. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Student Study Effort Expected | Class contact: | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | ▪ Lectures | | 26 Hrs. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | ▪ Laboratory exercises | | 13 Hrs. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Other student study effort: | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | ▪ Project | | 44 Hrs. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | ▪ Revision and completion of assignments | | 30 Hrs. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| | | |
|------------------------------------|---|----------|
| | Total student study effort | 113 Hrs. |
| Reading List and References | <ol style="list-style-type: none"> 1. W. Wolf, <i>Modern VLSI Design – System-on-Chip Design</i>, Prentice Hall International, 2002. 2. Kenneth L. Short, <i>VHDL for Engineers</i>, Pearson Education, 2009 3. S. Yalamanchili, <i>VHDL – A Starter’s Guide</i>, 2nd edition, Prentice Hall International. 4. N. Weste, K. Eshraghian, <i>Principles of CMOS VLSI Design - A Systems Perspective</i>, 2nd edition, Addison-Wesley, 1993. | |

July 2022